Searched refs:HW_REG_BASE (Results 1 – 25 of 36) sorted by relevance
12
37 #define REG_DIVCNT_ADDR (HW_REG_BASE + REG_DIVCNT_OFFSET)43 #define REG_DIV_NUMER_ADDR (HW_REG_BASE + REG_DIV_NUMER_OFFSET)49 #define REG_DIV_NUMER_L_ADDR (HW_REG_BASE + REG_DIV_NUMER_L_OFFSET)55 #define REG_DIV_NUMER_H_ADDR (HW_REG_BASE + REG_DIV_NUMER_H_OFFSET)61 #define REG_DIV_DENOM_ADDR (HW_REG_BASE + REG_DIV_DENOM_OFFSET)67 #define REG_DIV_DENOM_L_ADDR (HW_REG_BASE + REG_DIV_DENOM_L_OFFSET)73 #define REG_DIV_DENOM_H_ADDR (HW_REG_BASE + REG_DIV_DENOM_H_OFFSET)79 #define REG_DIV_RESULT_ADDR (HW_REG_BASE + REG_DIV_RESULT_OFFSET)85 #define REG_DIV_RESULT_L_ADDR (HW_REG_BASE + REG_DIV_RESULT_L_OFFSET)91 #define REG_DIV_RESULT_H_ADDR (HW_REG_BASE + REG_DIV_RESULT_H_OFFSET)[all …]
37 #define REG_DB_BG0CNT_ADDR (HW_REG_BASE + REG_DB_BG0CNT_OFFSET)43 #define REG_DB_BG1CNT_ADDR (HW_REG_BASE + REG_DB_BG1CNT_OFFSET)49 #define REG_DB_BG2CNT_ADDR (HW_REG_BASE + REG_DB_BG2CNT_OFFSET)55 #define REG_DB_BG3CNT_ADDR (HW_REG_BASE + REG_DB_BG3CNT_OFFSET)61 #define REG_DB_BG0OFS_ADDR (HW_REG_BASE + REG_DB_BG0OFS_OFFSET)67 #define REG_DB_BG0HOFS_ADDR (HW_REG_BASE + REG_DB_BG0HOFS_OFFSET)73 #define REG_DB_BG0VOFS_ADDR (HW_REG_BASE + REG_DB_BG0VOFS_OFFSET)79 #define REG_DB_BG1OFS_ADDR (HW_REG_BASE + REG_DB_BG1OFS_OFFSET)85 #define REG_DB_BG1HOFS_ADDR (HW_REG_BASE + REG_DB_BG1HOFS_OFFSET)91 #define REG_DB_BG1VOFS_ADDR (HW_REG_BASE + REG_DB_BG1VOFS_OFFSET)[all …]
37 #define REG_BG0CNT_ADDR (HW_REG_BASE + REG_BG0CNT_OFFSET)43 #define REG_BG1CNT_ADDR (HW_REG_BASE + REG_BG1CNT_OFFSET)49 #define REG_BG2CNT_ADDR (HW_REG_BASE + REG_BG2CNT_OFFSET)55 #define REG_BG3CNT_ADDR (HW_REG_BASE + REG_BG3CNT_OFFSET)61 #define REG_BG0OFS_ADDR (HW_REG_BASE + REG_BG0OFS_OFFSET)67 #define REG_BG0HOFS_ADDR (HW_REG_BASE + REG_BG0HOFS_OFFSET)73 #define REG_BG0VOFS_ADDR (HW_REG_BASE + REG_BG0VOFS_OFFSET)79 #define REG_BG1OFS_ADDR (HW_REG_BASE + REG_BG1OFS_OFFSET)85 #define REG_BG1HOFS_ADDR (HW_REG_BASE + REG_BG1HOFS_OFFSET)91 #define REG_BG1VOFS_ADDR (HW_REG_BASE + REG_BG1VOFS_OFFSET)[all …]
37 #define REG_DISP3DCNT_ADDR (HW_REG_BASE + REG_DISP3DCNT_OFFSET)43 #define REG_RDLINES_COUNT_ADDR (HW_REG_BASE + REG_RDLINES_COUNT_OFFSET)49 #define REG_EDGE_COLOR_0_ADDR (HW_REG_BASE + REG_EDGE_COLOR_0_OFFSET)55 #define REG_EDGE_COLOR_0_L_ADDR (HW_REG_BASE + REG_EDGE_COLOR_0_L_OFFSET)61 #define REG_EDGE_COLOR_0_H_ADDR (HW_REG_BASE + REG_EDGE_COLOR_0_H_OFFSET)67 #define REG_EDGE_COLOR_1_ADDR (HW_REG_BASE + REG_EDGE_COLOR_1_OFFSET)73 #define REG_EDGE_COLOR_1_L_ADDR (HW_REG_BASE + REG_EDGE_COLOR_1_L_OFFSET)79 #define REG_EDGE_COLOR_1_H_ADDR (HW_REG_BASE + REG_EDGE_COLOR_1_H_OFFSET)85 #define REG_EDGE_COLOR_2_ADDR (HW_REG_BASE + REG_EDGE_COLOR_2_OFFSET)91 #define REG_EDGE_COLOR_2_L_ADDR (HW_REG_BASE + REG_EDGE_COLOR_2_L_OFFSET)[all …]
37 #define REG_DMA0SAD_ADDR (HW_REG_BASE + REG_DMA0SAD_OFFSET)43 #define REG_DMA0DAD_ADDR (HW_REG_BASE + REG_DMA0DAD_OFFSET)49 #define REG_DMA0CNT_ADDR (HW_REG_BASE + REG_DMA0CNT_OFFSET)55 #define REG_DMA1SAD_ADDR (HW_REG_BASE + REG_DMA1SAD_OFFSET)61 #define REG_DMA1DAD_ADDR (HW_REG_BASE + REG_DMA1DAD_OFFSET)67 #define REG_DMA1CNT_ADDR (HW_REG_BASE + REG_DMA1CNT_OFFSET)73 #define REG_DMA2SAD_ADDR (HW_REG_BASE + REG_DMA2SAD_OFFSET)79 #define REG_DMA2DAD_ADDR (HW_REG_BASE + REG_DMA2DAD_OFFSET)85 #define REG_DMA2CNT_ADDR (HW_REG_BASE + REG_DMA2CNT_OFFSET)91 #define REG_DMA3SAD_ADDR (HW_REG_BASE + REG_DMA3SAD_OFFSET)[all …]
37 #define REG_DISPCNT_ADDR (HW_REG_BASE + REG_DISPCNT_OFFSET)43 #define REG_DISPSTAT_ADDR (HW_REG_BASE + REG_DISPSTAT_OFFSET)49 #define REG_VCOUNT_ADDR (HW_REG_BASE + REG_VCOUNT_OFFSET)55 #define REG_DISPCAPCNT_ADDR (HW_REG_BASE + REG_DISPCAPCNT_OFFSET)61 #define REG_DISP_MMEM_FIFO_ADDR (HW_REG_BASE + REG_DISP_MMEM_FIFO_OFFSET)67 #define REG_DISP_MMEM_FIFO_L_ADDR (HW_REG_BASE + REG_DISP_MMEM_FIFO_L_OFFS…73 #define REG_DISP_MMEM_FIFO_H_ADDR (HW_REG_BASE + REG_DISP_MMEM_FIFO_H_OFFS…79 #define REG_MASTER_BRIGHT_ADDR (HW_REG_BASE + REG_MASTER_BRIGHT_OFFSET)85 #define REG_TVOUTCNT_ADDR (HW_REG_BASE + REG_TVOUTCNT_OFFSET)91 #define REG_VRAMCNT_ADDR (HW_REG_BASE + REG_VRAMCNT_OFFSET)[all …]
37 #define REG_MTX_MODE_ADDR (HW_REG_BASE + REG_MTX_MODE_OFFSET)43 #define REG_MTX_PUSH_ADDR (HW_REG_BASE + REG_MTX_PUSH_OFFSET)49 #define REG_MTX_POP_ADDR (HW_REG_BASE + REG_MTX_POP_OFFSET)55 #define REG_MTX_STORE_ADDR (HW_REG_BASE + REG_MTX_STORE_OFFSET)61 #define REG_MTX_RESTORE_ADDR (HW_REG_BASE + REG_MTX_RESTORE_OFFSET)67 #define REG_MTX_IDENTITY_ADDR (HW_REG_BASE + REG_MTX_IDENTITY_OFFSET)73 #define REG_MTX_LOAD_4x4_ADDR (HW_REG_BASE + REG_MTX_LOAD_4x4_OFFSET)79 #define REG_MTX_LOAD_4x3_ADDR (HW_REG_BASE + REG_MTX_LOAD_4x3_OFFSET)85 #define REG_MTX_MULT_4x4_ADDR (HW_REG_BASE + REG_MTX_MULT_4x4_OFFSET)91 #define REG_MTX_MULT_4x3_ADDR (HW_REG_BASE + REG_MTX_MULT_4x3_OFFSET)[all …]
37 #define REG_TM0CNT_L_ADDR (HW_REG_BASE + REG_TM0CNT_L_OFFSET)43 #define REG_TM0CNT_H_ADDR (HW_REG_BASE + REG_TM0CNT_H_OFFSET)49 #define REG_TM1CNT_L_ADDR (HW_REG_BASE + REG_TM1CNT_L_OFFSET)55 #define REG_TM1CNT_H_ADDR (HW_REG_BASE + REG_TM1CNT_H_OFFSET)61 #define REG_TM2CNT_L_ADDR (HW_REG_BASE + REG_TM2CNT_L_OFFSET)67 #define REG_TM2CNT_H_ADDR (HW_REG_BASE + REG_TM2CNT_H_OFFSET)73 #define REG_TM3CNT_L_ADDR (HW_REG_BASE + REG_TM3CNT_L_OFFSET)79 #define REG_TM3CNT_H_ADDR (HW_REG_BASE + REG_TM3CNT_H_OFFSET)85 #define REG_IME_ADDR (HW_REG_BASE + REG_IME_OFFSET)91 #define REG_IE_ADDR (HW_REG_BASE + REG_IE_OFFSET)[all …]
37 #define REG_SIODATA32_ADDR (HW_REG_BASE + REG_SIODATA32_OFFSET)43 #define REG_SIOCNT_ADDR (HW_REG_BASE + REG_SIOCNT_OFFSET)49 #define REG_SIOSEL_ADDR (HW_REG_BASE + REG_SIOSEL_OFFSET)
37 #define REG_SUBPINTF_ADDR (HW_REG_BASE + REG_SUBPINTF_OFFSET)43 #define REG_SUBP_FIFO_CNT_ADDR (HW_REG_BASE + REG_SUBP_FIFO_CNT_OFFSET)49 #define REG_SEND_FIFO_ADDR (HW_REG_BASE + REG_SEND_FIFO_OFFSET)55 #define REG_RECV_FIFO_ADDR (HW_REG_BASE + REG_RECV_FIFO_OFFSET)
37 #define REG_PDATA_ADDR (HW_REG_BASE + REG_PDATA_OFFSET)43 #define REG_PADR_ADDR (HW_REG_BASE + REG_PADR_OFFSET)49 #define REG_PCFG_ADDR (HW_REG_BASE + REG_PCFG_OFFSET)55 #define REG_PSTS_ADDR (HW_REG_BASE + REG_PSTS_OFFSET)61 #define REG_PSEM_ADDR (HW_REG_BASE + REG_PSEM_OFFSET)67 #define REG_PMASK_ADDR (HW_REG_BASE + REG_PMASK_OFFSET)73 #define REG_PCLEAR_ADDR (HW_REG_BASE + REG_PCLEAR_OFFSET)79 #define REG_SEM_ADDR (HW_REG_BASE + REG_SEM_OFFSET)85 #define REG_COM0_ADDR (HW_REG_BASE + REG_COM0_OFFSET)91 #define REG_REP0_ADDR (HW_REG_BASE + REG_REP0_OFFSET)[all …]
37 #define REG_MCNT_ADDR (HW_REG_BASE + REG_MCNT_OFFSET)43 #define REG_CNT_ADDR (HW_REG_BASE + REG_CNT_OFFSET)49 #define REG_DAT_ADDR (HW_REG_BASE + REG_DAT_OFFSET)55 #define REG_SOFS_ADDR (HW_REG_BASE + REG_SOFS_OFFSET)61 #define REG_EOFS_ADDR (HW_REG_BASE + REG_EOFS_OFFSET)
37 #define REG_A9ROM_ADDR (HW_REG_BASE + REG_A9ROM_OFFSET)43 #define REG_CLK_ADDR (HW_REG_BASE + REG_CLK_OFFSET)49 #define REG_RST_ADDR (HW_REG_BASE + REG_RST_OFFSET)55 #define REG_EXT_ADDR (HW_REG_BASE + REG_EXT_OFFSET)
37 #define REG_DB_DISPCNT_ADDR (HW_REG_BASE + REG_DB_DISPCNT_OFFSET)43 #define REG_DB_MASTER_BRIGHT_ADDR (HW_REG_BASE + REG_DB_MASTER_BRIGHT_OFFS…
37 #define REG_A9ROM_ADDR (HW_REG_BASE + REG_A9ROM_OFFSET)43 #define REG_CLK_ADDR (HW_REG_BASE + REG_CLK_OFFSET)49 #define REG_DSP_RST_ADDR (HW_REG_BASE + REG_DSP_RST_OFFSET)55 #define REG_DS_MDFY_ADDR (HW_REG_BASE + REG_DS_MDFY_OFFSET)61 #define REG_DS_EX_ADDR (HW_REG_BASE + REG_DS_EX_OFFSET)67 #define REG_TWL_EX_ADDR (HW_REG_BASE + REG_TWL_EX_OFFSET)