Home
last modified time | relevance | path

Searched refs:vu32 (Results 1 – 25 of 36) sorted by relevance

12

/TwlSDK-5.4/build/libraries/os/common/include/
Dmi_dma.h61 vu32 *p = (vu32 *)((u32)REG_DMA0SAD_ADDR + dmaNo * 12); in MIi_DmaSetParams()
62 *p = (vu32)src; in MIi_DmaSetParams()
63 *(p + 1) = (vu32)dest; in MIi_DmaSetParams()
64 *(p + 2) = (vu32)ctrl; in MIi_DmaSetParams()
71 vu32 *p = (vu32 *)((u32)REG_DMA0SAD_ADDR + dmaNo * 12); in MIi_DmaSetParams_wait()
72 *p = (vu32)src; in MIi_DmaSetParams_wait()
73 *(p + 1) = (vu32)dest; in MIi_DmaSetParams_wait()
74 *(p + 2) = (vu32)ctrl; in MIi_DmaSetParams_wait()
86 vu32 *p = (vu32 *)((u32)REG_DMA0SAD_ADDR + dmaNo * 12); in MIi_DmaSetParams_noInt()
87 *p = (vu32)src; in MIi_DmaSetParams_noInt()
[all …]
Ddma_red.h45 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
46 dmaCntp[0] = (vu32 )(srcp); \
47 dmaCntp[1] = (vu32 )(destp); \
48 dmaCntp[2] = (vu32 )(dmaCntData); \
54 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
55 dmaCntp[0] = (vu32 )(srcp); \
56 dmaCntp[1] = (vu32 )(destp); \
57 dmaCntp[2] = (vu32 )(dmaCntData); \
66 ((vu32 *)(destp))[i] = ((vu32 *)(srcp))[0]; \
70 ((vu32 *)(destp))[i] = ((vu32 *)(srcp))[i]; \
[all …]
Dapplication_jump_private.h31 #define OSi_GetMCUFreeRegisterValue() ( *(vu32*)HW_RESET_PARAMETER_BUF )
/TwlSDK-5.4/build/libraries/init/common/include/
Dmi_dma.h61 vu32 *p = (vu32 *)((u32)REG_DMA0SAD_ADDR + dmaNo * 12); in MIi_DmaSetParams()
62 *p = (vu32)src; in MIi_DmaSetParams()
63 *(p + 1) = (vu32)dest; in MIi_DmaSetParams()
64 *(p + 2) = (vu32)ctrl; in MIi_DmaSetParams()
71 vu32 *p = (vu32 *)((u32)REG_DMA0SAD_ADDR + dmaNo * 12); in MIi_DmaSetParams_wait()
72 *p = (vu32)src; in MIi_DmaSetParams_wait()
73 *(p + 1) = (vu32)dest; in MIi_DmaSetParams_wait()
74 *(p + 2) = (vu32)ctrl; in MIi_DmaSetParams_wait()
86 vu32 *p = (vu32 *)((u32)REG_DMA0SAD_ADDR + dmaNo * 12); in MIi_DmaSetParams_noInt()
87 *p = (vu32)src; in MIi_DmaSetParams_noInt()
[all …]
Ddma_red.h45 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
46 dmaCntp[0] = (vu32 )(srcp); \
47 dmaCntp[1] = (vu32 )(destp); \
48 dmaCntp[2] = (vu32 )(dmaCntData); \
54 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
55 dmaCntp[0] = (vu32 )(srcp); \
56 dmaCntp[1] = (vu32 )(destp); \
57 dmaCntp[2] = (vu32 )(dmaCntData); \
66 ((vu32 *)(destp))[i] = ((vu32 *)(srcp))[0]; \
70 ((vu32 *)(destp))[i] = ((vu32 *)(srcp))[i]; \
[all …]
/TwlSDK-5.4/build/libraries/mi/common/src/
Dmi_dma.c29 vu32 *p; in MIi_DmaSetParameters()
36 p = (vu32*)MI_DMA_REGADDR( dmaNo, MI_DMA_REG_SAD_WOFFSET ); in MIi_DmaSetParameters()
51 *p = (vu32)src; in MIi_DmaSetParameters()
52 *(p + 1) = (vu32)dest; in MIi_DmaSetParameters()
53 *(p + 2) = (vu32)ctrl; in MIi_DmaSetParameters()
70 *p = (vu32)MIi_DUMMY_SRC; in MIi_DmaSetParameters()
71 *(p + 1) = (vu32)MIi_DUMMY_DEST; in MIi_DmaSetParameters()
72 *(p + 2) = (vu32)MIi_DUMMY_CNT; in MIi_DmaSetParameters()
98 vu32 *p; in MIi_DmaSetParameters()
105 p = (vu32*)MI_DMA_REGADDR( dmaNo, MI_DMA_REG_SAD_WOFFSET ); in MIi_DmaSetParameters()
[all …]
Dmi_swap.c43 asm u32 MI_SwapWord( register u32 setData, register vu32* destp ) in MI_SwapWord()
Dmi_dma_card.c38 vu32 *dmaCntp; in MIi_CardDmaCopy32()
Dmi_dma_vblank.c36 vu32 *dmaCntp; in MI_VBlankDmaCopy32()
75 vu32 *dmaCntp; in MI_VBlankDmaCopy16()
Dmi_dma_gxcommand.c66 vu32 *dmaCntp; in MI_SendGXCommand()
247 vu32 *dmaCntp; in MI_SendGXCommandFast()
/TwlSDK-5.4/build/libraries/mi/common/include/
Ddma_red.h45 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
46 dmaCntp[0] = (vu32 )(srcp); \
47 dmaCntp[1] = (vu32 )(destp); \
48 dmaCntp[2] = (vu32 )(dmaCntData); \
54 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
55 dmaCntp[0] = (vu32 )(srcp); \
56 dmaCntp[1] = (vu32 )(destp); \
57 dmaCntp[2] = (vu32 )(dmaCntData); \
66 ((vu32 *)(destp))[i] = ((vu32 *)(srcp))[0]; \
70 ((vu32 *)(destp))[i] = ((vu32 *)(srcp))[i]; \
[all …]
/TwlSDK-5.4/build/libraries/gx/ARM9/src/
Dg2.c42 *((vu32 *)addr + 0) = (u32)((u16)(s16)(mtx->_00 >> 4) | (u16)(s16)(mtx->_01 >> 4) << 16); in G2x_SetBGyAffine_()
45 *((vu32 *)addr + 1) = (u32)((u16)(s16)(mtx->_10 >> 4) | (u16)(s16)(mtx->_11 >> 4) << 16); in G2x_SetBGyAffine_()
56 *((vu32 *)addr + 2) = (u32)(x2 >> 4); // BGxX in G2x_SetBGyAffine_()
57 *((vu32 *)addr + 3) = (u32)(y2 >> 4); // BGxY in G2x_SetBGyAffine_()
87 *((vu32 *)addr + 0) = in G2x_SetBlendAlpha_()
/TwlSDK-5.4/include/nitro/snd/common/
Dwork.h56 vu32 finishCommandTag;
57 vu32 playerStatus;
60 vu32 padding[5];
64 vu32 tickCounter;
/TwlSDK-5.4/include/twl/os/common/
Dinterrupt.h430 *(vu32 *)HW_INTR_CHECK_BUF |= (u32)intr; in OS_SetIrqCheckFlag()
435 *(vu32 *)HW_INTR_CHECK2_BUF |= (u32)intr; in OS_SetIrqCheckFlagEx()
450 *(vu32 *)HW_INTR_CHECK_BUF &= (u32)~intr; in OS_ClearIrqCheckFlag()
455 *(vu32 *)HW_INTR_CHECK2_BUF &= (u32)~intr; in OS_ClearIrqCheckFlagEx()
533 static inline vu32 OS_GetVBlankCount(void) in OS_GetVBlankCount()
535 return *(vu32 *)HW_VBLANK_COUNT_BUF; in OS_GetVBlankCount()
/TwlSDK-5.4/include/nitro/os/common/
Dinterrupt.h354 *(vu32 *)HW_INTR_CHECK_BUF |= (u32)intr; in OS_SetIrqCheckFlag()
368 *(vu32 *)HW_INTR_CHECK_BUF &= (u32)~intr; in OS_ClearIrqCheckFlag()
433 static inline vu32 OS_GetVBlankCount(void) in OS_GetVBlankCount()
435 return *(vu32 *)HW_VBLANK_COUNT_BUF; in OS_GetVBlankCount()
DsystemCall.h280 vu32 tmp = (vu32 )(data); \
/TwlSDK-5.4/build/tools/stripdebug/
Dtypes.h54 typedef volatile u32 vu32; typedef
76 typedef vu32 REGType32v;
/TwlSDK-5.4/build/tools/makelst/
Dtypes.h54 typedef volatile u32 vu32; typedef
76 typedef vu32 REGType32v;
Dloader_subset.c556 _A_ = (((*(vu32*)relocation_adr)|0xFF800000) << 2); //Generally, this should be -8 in ELi_DoRelocate()
563 relocation_val = (*(vu32*)relocation_adr & 0xFF000000) | (signed_val & 0x00FFFFFF); in ELi_DoRelocate()
565 *(vu32*)relocation_adr = relocation_val; in ELi_DoRelocate()
569 *(vu32*)relocation_adr = relocation_val; in ELi_DoRelocate()
573 *(vu32*)relocation_adr = relocation_val; in ELi_DoRelocate()
578 relocation_val = (*(vu32*)relocation_adr & 0xFF000000) | (signed_val & 0x00FFFFFF); in ELi_DoRelocate()
579 *(vu32*)relocation_adr = relocation_val; in ELi_DoRelocate()
586 *(vu32*)relocation_adr = relocation_val; in ELi_DoRelocate()
/TwlSDK-5.4/build/libraries/mi/common.TWL/src/
Dmi_ndma_gxcommand.c63 vu32 *ndmaCntp; in MI_SendNDmaGXCommand()
76 ndmaCntp = (vu32*)MI_NDMA_REGADDR(ndmaNo, MI_NDMA_REG_CNT_WOFFSET ); in MI_SendNDmaGXCommand()
248 vu32 *ndmaCntp; in MI_SendNDmaGXCommandFast()
259 ndmaCntp = (vu32*)MI_NDMA_REGADDR(ndmaNo, MI_NDMA_REG_CNT_WOFFSET ); in MI_SendNDmaGXCommandFast()
/TwlSDK-5.4/include/nitro/
Dtypes.h59 typedef volatile u32 vu32; typedef
81 typedef vu32 REGType32v;
/TwlSDK-5.4/build/libraries/card/ARM9/src/
Dcard_pullOut.c201 vu32 iplCardID = *(vu32 *)(HW_BOOT_CHECK_INFO_BUF); in CARDi_CheckPulledOutCore()
/TwlSDK-5.4/build/libraries/os/common/src/
Dos_emulator.c177 *(vu32 *)0x4fff010 = 0x13579bdf; // ACK Signal 1 in OSi_DetectEmulator()
178 *(vu32 *)0x4fff010 = 0xfdb97531; // ACK Signal 2 in OSi_DetectEmulator()
Dos_reset.c862 vu32 *const reg_CARD_CNT = (vu32 *)(HW_REG_BASE + 0x1a4); in OSi_ReadCardRom32()
863 vu32 *const reg_CARD_DATA = (vu32 *)(HW_REG_BASE + 0x100010); in OSi_ReadCardRom32()
864 vu32 *const hdr_GAME_BUF = (vu32 *)(HW_ROM_HEADER_BUF + 0x60); in OSi_ReadCardRom32()
/TwlSDK-5.4/build/libraries/spi/ARM9/src/
Dpm.c196 vu32 vcount = OS_GetVBlankCount(); in PMi_WaitVBlank()
1270 vu32 *ndmaCntp = (vu32*)MI_NDMA_REGADDR(i, MI_NDMA_REG_CNT_WOFFSET); in PMi_PreSleepForNdma()
1327 vu32 *dmaCntp = (vu32*)MI_DMA_REGADDR(i, MI_DMA_REG_CNT_WOFFSET); in PMi_PreSleepForDma()
1388 vu32 *ndmaCntp = (vu32*)MI_NDMA_REGADDR(i, MI_NDMA_REG_CNT_WOFFSET); in PMi_PostSleepForNdma()
1416 vu32 *dmaCntp = (vu32*)MI_DMA_REGADDR(i, MI_DMA_REG_CNT_WOFFSET); in PMi_PostSleepForDma()

12