Home
last modified time | relevance | path

Searched refs:reg_GX_DISPSTAT (Results 1 – 8 of 8) sorted by relevance

/TwlSDK-5.1.0/include/nitro/gx/
Dgx_sp.h83 return (reg_GX_DISPSTAT & REG_GX_DISPSTAT_HBLK_MASK); in GX_IsHBlank()
99 return (reg_GX_DISPSTAT & REG_GX_DISPSTAT_VBLK_MASK); in GX_IsVBlank()
115 return (reg_GX_DISPSTAT & REG_GX_DISPSTAT_LYC_MASK); in GX_IsVCountEq()
132 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_VQI_MASK; in GX_VCountEqIntr()
136 reg_GX_DISPSTAT &= ~REG_GX_DISPSTAT_VQI_MASK; in GX_VCountEqIntr()
187 reg_GX_DISPSTAT = (u16)((reg_GX_DISPSTAT & (REG_GX_DISPSTAT_VBLK_MASK | in GX_SetVCountEqVal()
207 u16 val = reg_GX_DISPSTAT; in GX_GetVCountEqVal()
222 s32 rval = (reg_GX_DISPSTAT & REG_GX_DISPSTAT_HBI_MASK); in GX_HBlankIntr()
225 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_HBI_MASK; in GX_HBlankIntr()
229 reg_GX_DISPSTAT &= ~REG_GX_DISPSTAT_HBI_MASK; in GX_HBlankIntr()
[all …]
Dgx.h975 return (reg_GX_DISPSTAT & REG_GX_DISPSTAT_HBLK_MASK); in GX_IsHBlank()
991 return (reg_GX_DISPSTAT & REG_GX_DISPSTAT_VBLK_MASK); in GX_IsVBlank()
1007 return (reg_GX_DISPSTAT & REG_GX_DISPSTAT_LYC_MASK); in GX_IsVCountEq()
1024 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_VQI_MASK; in GX_VCountEqIntr()
1028 reg_GX_DISPSTAT &= ~REG_GX_DISPSTAT_VQI_MASK; in GX_VCountEqIntr()
1107 u16 val = reg_GX_DISPSTAT; in GX_GetVCountEqVal()
/TwlSDK-5.1.0/build/libraries/gx/ARM9/src/
Dgx.c80 reg_GX_DISPSTAT = 0; in GX_Init()
137 reg_GX_DISPSTAT = 0; in GX_Init()
252 reg_GX_DISPSTAT = (u16)((reg_GX_DISPSTAT & (REG_GX_DISPSTAT_VBLK_MASK | in GX_SetVCountEqVal()
273 s32 rval = (reg_GX_DISPSTAT & REG_GX_DISPSTAT_HBI_MASK); in GX_HBlankIntr()
276 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_HBI_MASK; in GX_HBlankIntr()
280 reg_GX_DISPSTAT &= ~REG_GX_DISPSTAT_HBI_MASK; in GX_HBlankIntr()
297 s32 rval = (reg_GX_DISPSTAT & REG_GX_DISPSTAT_VBI_MASK); in GX_VBlankIntr()
300 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_VBI_MASK; in GX_VBlankIntr()
304 reg_GX_DISPSTAT &= ~REG_GX_DISPSTAT_VBI_MASK; in GX_VBlankIntr()
/TwlSDK-5.1.0/build/demos/os/forChina-fs/src/
Dos_china_override.c251 shelter.gx_dispstat = reg_GX_DISPSTAT; in OS_ShowAttentionChina()
391 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_VBI_MASK; in OS_ShowAttentionChina()
457 reg_GX_DISPSTAT &= ~REG_GX_DISPSTAT_VBI_MASK; in OS_ShowAttentionChina()
484 reg_GX_DISPSTAT = shelter.gx_dispstat; in OS_ShowAttentionChina()
/TwlSDK-5.1.0/build/libraries/os/ARM9/src/
Dos_china.c434 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_VBI_MASK; in DispExclusiveMessage()
505 shelter.gx_dispstat = reg_GX_DISPSTAT; in OS_ShowAttentionChina()
634 reg_GX_DISPSTAT |= REG_GX_DISPSTAT_VBI_MASK; in OS_ShowAttentionChina()
693 reg_GX_DISPSTAT &= ~REG_GX_DISPSTAT_VBI_MASK; in OS_ShowAttentionChina()
720 reg_GX_DISPSTAT = shelter.gx_dispstat; in OS_ShowAttentionChina()
/TwlSDK-5.1.0/build/demos/cp/ThreadSafeTest/src/
Dmain.c90 reg_GX_DISPSTAT = 8; in NitroMain()
/TwlSDK-5.1.0/include/nitro/hw/ARM9/
Dioreg_GX.h44 #define reg_GX_DISPSTAT (*( REGType16v *) REG_DISPSTAT_ADDR) macro
/TwlSDK-5.1.0/include/twl/hw/ARM9/
Dioreg_GX.h44 #define reg_GX_DISPSTAT (*( REGType16v *) REG_DISPSTAT_ADDR) macro