| /TwlSDK-5.1.0/build/libraries/mi/common/src/ |
| D | mi_cache.c | 43 void MI_InitCache(MICache *cache, u32 page, void *buffer, u32 length) in MI_InitCache() argument 48 cache->pagewidth = MATH_CTZ(page); in MI_InitCache() 49 cache->valid_total = 0; in MI_InitCache() 50 cache->invalid_total = 0; in MI_InitCache() 51 cache->loading_total = 0; in MI_InitCache() 52 cache->valid = NULL; in MI_InitCache() 53 cache->invalid = NULL; in MI_InitCache() 54 cache->loading = NULL; in MI_InitCache() 60 cache->invalid_total += total; in MI_InitCache() 65 inf->next = cache->invalid; in MI_InitCache() [all …]
|
| /TwlSDK-5.1.0/include/nitro/mi/ |
| D | cache.h | 83 void MI_InitCache(MICache *cache, u32 page, void *buffer, u32 length); 101 BOOL MI_ReadCache(MICache *cache, void *buffer, u32 offset, u32 length); 119 void MI_LoadCache(MICache *cache, MIDevice *device); 133 BOOL MI_IsCacheLoading(const MICache *cache) in MI_IsCacheLoading() argument 135 return (cache->loading != NULL); in MI_IsCacheLoading()
|
| /TwlSDK-5.1.0/build/libraries/wfs/common/src/ |
| D | wfs_thread.c | 44 MICache cache[1]; member 156 MI_LoadCache(thread->cache, thread->device); in WFSi_ServerThreadProc() 183 else if (!MI_ReadCache(thread->cache, segment->buffer, segment->offset, segment->length)) in WFSi_ThreadHook() 235 MI_InitCache(thread->cache, WFS_FILE_CACHE_SIZE, in WFS_ExecuteRomServerThread()
|
| /TwlSDK-5.1.0/build/tools/makelcf/test/ |
| D | ARM9-TEG.autogen.lcf | 129 # Added ALIGN(32) for convenience to handle cache line 169 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | test2.lcf | 129 # Added ALIGN(32) for convenience to handle cache line 172 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | test.autogen.lcf | 129 # Added ALIGN(32) for convenience to handle cache line 172 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | overlay.autogen.lcf | 129 # Added ALIGN(32) for convenience to handle cache line 178 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| /TwlSDK-5.1.0/build/libraries/fs/common/src/ |
| D | fs_archive_fatfs.c | 1166 void *cache; in FSi_FATFS_SetSeekCache() local 1176 cache = (void *)((u32)buf + (32 - ((u32)buf & 31))); // 32-byte boundary in FSi_FATFS_SetSeekCache() 1179 cache = buf; in FSi_FATFS_SetSeekCache() 1184 if( FATFS_SetSeekCache(handle, cache, cache_size) != FALSE) in FSi_FATFS_SetSeekCache()
|
| /TwlSDK-5.1.0/build/tools/makelcf.TWL/test/ |
| D | ARM9-TEG.autogen.lcf | 50 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | test2.lcf | 53 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | test.autogen.lcf | 53 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| /TwlSDK-5.1.0/include/twl/specfiles/ |
| D | ARM9-TS-cloneboot-C.lcf.template | 79 . = ALIGN(32); # Fit to cache line 171 . = ALIGN(32); # Fit to cache line 213 . = ALIGN(32); # Fit to cache line 459 . = ALIGN(32); # Fit to cache line 706 . = ALIGN(32); # Fit to cache line
|
| D | ARM9-TS.lcf.template | 80 . = ALIGN(32); # Fit to cache line 155 . = ALIGN(32); # Fit to cache line 197 . = ALIGN(32); # Fit to cache line 443 . = ALIGN(32); # Fit to cache line 686 . = ALIGN(32); # Fit to cache line
|
| /TwlSDK-5.1.0/build/buildtools/ |
| D | modulerules | 78 PCHDR_CACHE ?= $(ROOT)/cache/include
|
| /TwlSDK-5.1.0/include/nitro/specfiles/2.x/ |
| D | ARM9-TS.lcf.template | 106 # Added ALIGN(32) for convenience to handle cache line 152 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | ARM9-TEG.lcf.template | 81 # Added ALIGN(32) for convenience to handle cache line 165 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | ARM9-TS-C.lcf.template | 97 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | ARM9-TEG-C.lcf.template | 81 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | ARM9-TS-cloneboot-C.lcf.template | 102 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| /TwlSDK-5.1.0/include/nitro/specfiles/ |
| D | ARM9-TEG.lcf.template | 95 # Added ALIGN(32) for convenience to handle cache line 179 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | ARM9-TS.lcf.template | 123 # Added ALIGN(32) for convenience to handle cache line 169 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | ARM7-TEG.lcf.template | 145 ALIGNALL(4); . = ALIGN(4); # Fit to cache line
|
| D | ARM7-TS.lcf.template | 111 ALIGNALL(4); . = ALIGN(4); # Fit to cache line
|
| D | ARM9-TEG-C.lcf.template | 95 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|
| D | ARM9-TS-cloneboot-C.lcf.template | 122 ALIGNALL(4); . = ALIGN(32); # Fit to cache line
|