Home
last modified time | relevance | path

Searched refs:REG_GX_VRAMCNT_D_OFS_SHIFT (Results 1 – 4 of 4) sorted by relevance

/TwlSDK-5.1.0/build/libraries/wvr/ARM9/src/
Dwvr.c120 (0 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 << REG_GX_VRAMCNT_D_E_SHIFT)); in WVR_StartUpAsync()
135 (1 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 << REG_GX_VRAMCNT_D_E_SHIFT)); in WVR_StartUpAsync()
/TwlSDK-5.1.0/build/libraries/gx/ARM9/src/
Dgx_vramcnt.c171 (0 << REG_GX_VRAMCNT_D_MST_SHIFT) | (0 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
174 (1 << REG_GX_VRAMCNT_D_MST_SHIFT) | (0 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
177 (1 << REG_GX_VRAMCNT_D_MST_SHIFT) | (1 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
180 (1 << REG_GX_VRAMCNT_D_MST_SHIFT) | (2 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
183 (1 << REG_GX_VRAMCNT_D_MST_SHIFT) | (3 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
186 (2 << REG_GX_VRAMCNT_D_MST_SHIFT) | (0 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
189 (2 << REG_GX_VRAMCNT_D_MST_SHIFT) | (1 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
192 (3 << REG_GX_VRAMCNT_D_MST_SHIFT) | (0 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
195 (3 << REG_GX_VRAMCNT_D_MST_SHIFT) | (1 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
198 (3 << REG_GX_VRAMCNT_D_MST_SHIFT) | (2 << REG_GX_VRAMCNT_D_OFS_SHIFT) | (1 <<
[all …]
/TwlSDK-5.1.0/include/nitro/hw/ARM9/
Dioreg_GX.h582 #define REG_GX_VRAMCNT_D_OFS_SHIFT 3 macro
594 ((u32)(ofs) << REG_GX_VRAMCNT_D_OFS_SHIFT) | \
/TwlSDK-5.1.0/include/twl/hw/ARM9/
Dioreg_GX.h587 #define REG_GX_VRAMCNT_D_OFS_SHIFT 3 macro
599 ((u32)(ofs) << REG_GX_VRAMCNT_D_OFS_SHIFT) | \