Home
last modified time | relevance | path

Searched refs:MI_DMA_32BIT_BUS (Results 1 – 4 of 4) sorted by relevance

/TwlSDK-5.1.0/build/libraries/mi/common/include/
Ddma_red.h65 if ((dmaCntData) & MI_DMA_32BIT_BUS) \
69 if ((dmaCntData) & MI_DMA_32BIT_BUS) \
277 MI_DMA_32BIT_BUS | (4)))
294 MI_DMA_32BIT_BUS | (length)))
302 MI_DMA_32BIT_BUS | (length)))
309 MI_DMA_32BIT_BUS | (length)))
/TwlSDK-5.1.0/build/libraries/os/common/include/
Ddma_red.h65 if ((dmaCntData) & MI_DMA_32BIT_BUS) \
69 if ((dmaCntData) & MI_DMA_32BIT_BUS) \
277 MI_DMA_32BIT_BUS | (4)))
294 MI_DMA_32BIT_BUS | (length)))
302 MI_DMA_32BIT_BUS | (length)))
309 MI_DMA_32BIT_BUS | (length)))
/TwlSDK-5.1.0/build/libraries/init/common/include/
Ddma_red.h65 if ((dmaCntData) & MI_DMA_32BIT_BUS) \
69 if ((dmaCntData) & MI_DMA_32BIT_BUS) \
277 MI_DMA_32BIT_BUS | (4)))
294 MI_DMA_32BIT_BUS | (length)))
302 MI_DMA_32BIT_BUS | (length)))
309 MI_DMA_32BIT_BUS | (length)))
/TwlSDK-5.1.0/include/nitro/mi/
Ddma.h74 #define MI_DMA_32BIT_BUS (1UL << REG_MI_DMA0CNT_SB_SHIFT) // 32bit width macro
112 #define MI_DMA_SINC_DINC_32 ( MI_DMA_SRC_INC | MI_DMA_DEST_INC | MI_DMA_32BIT_BUS )
113 #define MI_DMA_SFIX_DINC_32 ( MI_DMA_SRC_FIX | MI_DMA_DEST_INC | MI_DMA_32BIT_BUS )
114 #define MI_DMA_SINC_DFIX_32 ( MI_DMA_SRC_INC | MI_DMA_DEST_FIX | MI_DMA_32BIT_BUS )
115 #define MI_DMA_SFIX_DFIX_32 ( MI_DMA_SRC_FIX | MI_DMA_DEST_FIX | MI_DMA_32BIT_BUS )
118 #define MI_DMA_IMM32ENABLE ( MI_DMA_ENABLE | MI_DMA_TIMING_IMM | MI_DMA_32BIT_BUS )
120 #define MI_DMA_IMM32DISABLE ( MI_DMA_DISABLE | MI_DMA_TIMING_IMM | MI_DMA_32BIT_BUS )
180 …LANK | MI_DMA_SRC_INC | MI_DMA_DEST_RELOAD | MI_DMA_CONTINUOUS_ON | MI_DMA_32BIT_BUS | ((size)/4) )
187 …ENABLE | MI_DMA_TIMING_V_BLANK | MI_DMA_SRC_INC | MI_DMA_DEST_INC | MI_DMA_32BIT_BUS | ((size)/4) )
193 …MA_ENABLE | MI_DMA_TIMING_CARD | MI_DMA_SRC_FIX | MI_DMA_DEST_INC | MI_DMA_32BIT_BUS | ((size)/4) )
[all …]