Home
last modified time | relevance | path

Searched refs:dmaCntp (Results 1 – 12 of 12) sorted by relevance

/TwlSDK-5.1.0/build/libraries/mi/common/include/
Ddma_red.h45 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
46 dmaCntp[0] = (vu32 )(srcp); \
47 dmaCntp[1] = (vu32 )(destp); \
48 dmaCntp[2] = (vu32 )(dmaCntData); \
49 {u32 dummy = dmaCntp[2];} \
50 {u32 dummy = dmaCntp[2];} \
54 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
55 dmaCntp[0] = (vu32 )(srcp); \
56 dmaCntp[1] = (vu32 )(destp); \
57 dmaCntp[2] = (vu32 )(dmaCntData); \
[all …]
Dmi_dma.h72 #define MIi_Wait_BeforeDMA( dmaCntp, dmaNo ) \ argument
74 dmaCntp = &((vu32*)REG_DMA0SAD_ADDR)[dmaNo * 3 + 2]; \
76 while ( *dmaCntp & REG_MI_DMA0CNT_E_MASK ) {} \
79 #define MIi_Wait_AfterDMA( dmaCntp ) \ argument
81 while ( *dmaCntp & REG_MI_DMA0CNT_E_MASK ) {} \
/TwlSDK-5.1.0/build/libraries/os/common/include/
Ddma_red.h45 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
46 dmaCntp[0] = (vu32 )(srcp); \
47 dmaCntp[1] = (vu32 )(destp); \
48 dmaCntp[2] = (vu32 )(dmaCntData); \
49 {u32 dummy = dmaCntp[2];} \
50 {u32 dummy = dmaCntp[2];} \
54 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
55 dmaCntp[0] = (vu32 )(srcp); \
56 dmaCntp[1] = (vu32 )(destp); \
57 dmaCntp[2] = (vu32 )(dmaCntData); \
[all …]
Dmi_dma.h169 #define MIi_Wait_BeforeDMA( dmaCntp, dmaNo ) \ argument
171 dmaCntp = &((vu32*)REG_DMA0SAD_ADDR)[dmaNo * 3 + 2]; \
173 while ( *dmaCntp & REG_MI_DMA0CNT_E_MASK ) {} \
176 #define MIi_Wait_AfterDMA( dmaCntp ) \ argument
178 while ( *dmaCntp & REG_MI_DMA0CNT_E_MASK ) {} \
/TwlSDK-5.1.0/build/libraries/init/common/include/
Ddma_red.h45 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
46 dmaCntp[0] = (vu32 )(srcp); \
47 dmaCntp[1] = (vu32 )(destp); \
48 dmaCntp[2] = (vu32 )(dmaCntData); \
49 {u32 dummy = dmaCntp[2];} \
50 {u32 dummy = dmaCntp[2];} \
54 vu32 *dmaCntp = &((vu32 *)REG_DMA0SAD_ADDR)[dmaNo * 3]; \
55 dmaCntp[0] = (vu32 )(srcp); \
56 dmaCntp[1] = (vu32 )(destp); \
57 dmaCntp[2] = (vu32 )(dmaCntData); \
[all …]
Dmi_dma.h169 #define MIi_Wait_BeforeDMA( dmaCntp, dmaNo ) \ argument
171 dmaCntp = &((vu32*)REG_DMA0SAD_ADDR)[dmaNo * 3 + 2]; \
173 while ( *dmaCntp & REG_MI_DMA0CNT_E_MASK ) {} \
176 #define MIi_Wait_AfterDMA( dmaCntp ) \ argument
178 while ( *dmaCntp & REG_MI_DMA0CNT_E_MASK ) {} \
/TwlSDK-5.1.0/build/libraries/mi/common/src/
Dmi_dma.c155 vu32 *dmaCntp; in MIi_DmaFill32() local
165 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MIi_DmaFill32()
176 MIi_Wait_AfterDMA(dmaCntp); in MIi_DmaFill32()
195 vu32 *dmaCntp; in MIi_DmaCopy32() local
210 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MIi_DmaCopy32()
221 MIi_Wait_AfterDMA(dmaCntp); in MIi_DmaCopy32()
240 vu32 *dmaCntp; in MIi_DmaSend32() local
255 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MIi_DmaSend32()
266 MIi_Wait_AfterDMA(dmaCntp); in MIi_DmaSend32()
285 vu32 *dmaCntp; in MIi_DmaRecv32() local
[all …]
Dmi_dma_vblank.c36 vu32 *dmaCntp; in MI_VBlankDmaCopy32() local
55 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MI_VBlankDmaCopy32()
57 MIi_Wait_AfterDMA(dmaCntp); in MI_VBlankDmaCopy32()
75 vu32 *dmaCntp; in MI_VBlankDmaCopy16() local
94 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MI_VBlankDmaCopy16()
96 MIi_Wait_AfterDMA(dmaCntp); in MI_VBlankDmaCopy16()
Dmi_dma_gxcommand.c66 vu32 *dmaCntp; in MI_SendGXCommand() local
82 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MI_SendGXCommand()
90 MIi_Wait_AfterDMA(dmaCntp); in MI_SendGXCommand()
247 vu32 *dmaCntp; in MI_SendGXCommandFast() local
258 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MI_SendGXCommandFast()
260 MIi_Wait_AfterDMA(dmaCntp); in MI_SendGXCommandFast()
Dmi_dma_card.c38 vu32 *dmaCntp; in MIi_CardDmaCopy32() local
63 MIi_Wait_BeforeDMA(dmaCntp, dmaNo); in MIi_CardDmaCopy32()
/TwlSDK-5.1.0/build/libraries/spi/ARM9/src/
Dpm.c1307 vu32 *dmaCntp = (vu32*)MI_DMA_REGADDR(i, MI_DMA_REG_CNT_WOFFSET); in PMi_PreSleepForDma() local
1309 PMi_PreDmaCnt[i] = *dmaCntp; in PMi_PreSleepForDma()
1311 switch ( *dmaCntp & MI_DMA_TIMING_MASK ) in PMi_PreSleepForDma()
1328 if ( ! (*dmaCntp & MI_DMA_CONTINUOUS_ON) ) in PMi_PreSleepForDma()
1396 vu32 *dmaCntp = (vu32*)MI_DMA_REGADDR(i, MI_DMA_REG_CNT_WOFFSET); in PMi_PostSleepForDma() local
1407 *dmaCntp = preCnt; in PMi_PostSleepForDma()
/TwlSDK-5.1.0/build/libraries/mi/common.TWL/src/
Dmi_ndma.c1466 vu32 *dmaCntp = MI_NDMA_REGADDR( ndmaNo, MI_NDMA_REG_CNT_WOFFSET ); in MI_IsNDmaBusy() local
1467 return (BOOL)(( *dmaCntp & REG_MI_NDMA0CNT_E_MASK ) >> REG_MI_NDMA0CNT_E_SHIFT ); in MI_IsNDmaBusy()
1486 vu32 *dmaCntp = MI_NDMA_REGADDR( ndmaNo, MI_NDMA_REG_CNT_WOFFSET ); in MI_WaitNDma() local
1487 while(*dmaCntp & REG_MI_DMA0CNT_E_MASK) in MI_WaitNDma()