Home
last modified time | relevance | path

Searched refs:HW_C1_DCACHE_ENABLE (Results 1 – 4 of 4) sorted by relevance

/TwlSDK-5.1.0/build/libraries/os/ARM9/src/
Dos_cache.c41 and r0, r1, #HW_C1_DCACHE_ENABLE in DC_Enable()
43 orr r1, r1, #HW_C1_DCACHE_ENABLE in DC_Enable()
60 and r0, r1, #HW_C1_DCACHE_ENABLE in DC_Disable()
62 bic r1, r1, #HW_C1_DCACHE_ENABLE in DC_Disable()
81 movne r2, #HW_C1_DCACHE_ENABLE in DC_Restore()
84 and r0, r1, #HW_C1_DCACHE_ENABLE in DC_Restore()
86 bic r1, r1, #HW_C1_DCACHE_ENABLE in DC_Restore()
/TwlSDK-5.1.0/include/nitro/hw/common/
DarmArch.h91 #define HW_C1_DCACHE_ENABLE 0x00000004 // Enable data cache macro
/TwlSDK-5.1.0/build/libraries/init/ARM9/src/
Dcrt0.c453 ldr r1, =HW_C1_ICACHE_ENABLE | HW_C1_DCACHE_ENABLE \ in init_cp15()
618 ldr r1,=HW_C1_ICACHE_ENABLE | HW_C1_DCACHE_ENABLE | HW_C1_CACHE_ROUND_ROBIN \ in init_cp15()
/TwlSDK-5.1.0/build/libraries/init/ARM9.TWL/src/
Dcrt0.FLX.c403 tst r0, #HW_C1_DCACHE_ENABLE in INITi_InitCoprocessor()
428 | HW_C1_DCACHE_ENABLE \ in INITi_InitCoprocessor()
608 | HW_C1_DCACHE_ENABLE \ in INITi_InitRegion()